Methodology of functional test synthesis and verification for VLSI systems

This paper deals with a methodology for test synthesis and verification of VLSI and ASIC systems using an automatic functional test generator (AFTG). The proposed approach-the functional test generation methodology is based on specification and functional description of VLSI/ASIC systems. The determination of the test efficiency of instructions mixes is discussed.