Source/Drain Series Resistance Extraction in HKMG Multifin Bulk FinFET Devices

Effective extraction of source/drain (S/D) series resistance is a challenging task owing to poor epi-growth and nonuniform distribution of current density in S/D, critical limitation of restrictive design rule, ultra thin contact film, and complicated 3-D fin-type field effect transistor (FinFET) structure. In this paper, we report a test structure for measurement of linear and nonlinear S/D series resistances. This technique enables us to evaluate each component of S/D series resistance resulting from the S/D contact, the S/D epi-growth fin, the S/D extension, and the channel gate, respectively. The S/D series resistance for fins on different layout location of the same diffusion is characterized and modeled by connection with a specified S/D contact on it. Furthermore, the S/D series resistance of each fin can be analytically calculated, respectively, by swapping the S/D bias condition. The proposed test structure and extraction technique provides a robust monitoring tool to diagnose a process weak point of the 16-nm multifin high-k/metal gate bulk FinFET devices.