DocumentCode
1764780
Title
HETA: Hybrid Error-Detection Technique Using Assertions
Author
Azambuja, Jose Rodrigo ; Altieri, Mauricio ; Becker, Jurgen ; Kastensmidt, F.L.
Author_Institution
Inst. de Inf.-PPGC-PGMICRO, Univ. Fed. do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil
Volume
60
Issue
4
fYear
2013
fDate
Aug. 2013
Firstpage
2805
Lastpage
2812
Abstract
This paper presents HETA, a hybrid technique based on assertions and a non-intrusive enhanced watchdog module to detect SEE faults in microprocessors. These types of faults have a major influence in the microprocessor´s control flow, causing incorrect jumps in the program´s execution flow. In order to protect the system, a non-intrusive hardware module is implemented in order to monitor the data exchanged between the microprocessor and its memory. Since the hardware itself is not capable of detecting all control flow errors, it is enhanced to support a new software-based technique. Also, previous techniques are used to reach higher detection rates. A fault injection campaign is performed using a MIPS microprocessor. Simulation results show high detection rates with a small amount of performance degradation and area overhead.
Keywords
error detection; fault diagnosis; flow control; microprocessor chips; HETA; MIPS microprocessor; SEE faults detection; flow error control; high detection rates; hybrid error-detection technique; microprocessor control flow; nonintrusive enhanced watchdog module; program execution flow; software-based technique; Fault tolerance; Fault tolerant systems; Hardware; Microprocessors; Monitoring; Program processors; Fault tolerance; SEEs; hybrid fault tolerance techniques; microprocessors;
fLanguage
English
Journal_Title
Nuclear Science, IEEE Transactions on
Publisher
ieee
ISSN
0018-9499
Type
jour
DOI
10.1109/TNS.2013.2246798
Filename
6482684
Link To Document