Title :
An efficient hardware architecture for inter-prediction in H.264/AVC encoders
Author :
Nam-Khanh Dang ; Xuan-Tu Tran ; Merirot, Alain
Author_Institution :
SIS Lab., VNU Univ. of Eng. & Technol., Hanoi, Vietnam
Abstract :
In this paper, we propose a design methodology for the inter-prediction in H.264/AVC codecs by addressing the relationship between its main processes. The target of this methodology is to optimize the design in order to get better performance while keeping a reasonable design cost. An efficient hardware architecture for the inter-prediction in H.264/AVC codecs is then proposed with three key techniques: a modified full search algorithm with bandwidth efficiency, pipelining technique, and data reuse strategy. With this approach, the inter-prediction has been successfully designed and implemented with a CMOS 180nm technology which provides low cost in terms of latency, hardware overhead and memory bandwidth. The design is initially targeted to CIF video format; however, it is obviously suitable for real-time HD 1080p video format.
Keywords :
CMOS integrated circuits; video coding; CIF video format; CMOS 180nm technology; H.264/AVC codecs; H.264/AVC encoders; bandwidth efficiency; data reuse strategy; full search algorithm; hardware architecture; interprediction; memory bandwidth; pipelining technique; real-time HD 1080p video format; reasonable design cost; video coding; Algorithm design and analysis; Bandwidth; Encoding; Hardware; Motion estimation; Random access memory; Video coding;
Conference_Titel :
Design and Diagnostics of Electronic Circuits & Systems, 17th International Symposium on
Conference_Location :
Warsaw
Print_ISBN :
978-1-4799-4560-3
DOI :
10.1109/DDECS.2014.6868813