Title :
Proving testing preorders for process algebra descriptions
Author :
Corno, Fulvio ; Cusinato, Marco ; Ferrero, Mario ; Prinetto, Paolo
Author_Institution :
Dipartimento di Autom. e Inf., Politecnico di Torino, Italy
Abstract :
Process algebras are rapidly becoming a mathematical model used by verification engineers to extend the description capabilities of finite state machines towards higher abstraction levels. As long as design and verification methodologies at the system level are developed the wide spectrum of equivalence relations that can be defined over processes receives an ever increasing importance. Testing equivalences and testing preorders are particularly suited for formalizing the relationships holding in top-down hierarchical methodologies. The main deterrent to the widespread use of process algebras seems to be the lack of efficient tools. Very efficient algorithmic techniques, based on the adoption of binary decision diagrams, are now being used in different fields. This paper presents algorithms for the proof of testing preorders and equivalences that are, to the best of our knowledge, the first successful attempt to implement testing relations with BDDs. Experimental results show that the the implemented algorithms are able to deal with medium and large-size systems
Keywords :
finite state machines; formal verification; logic testing; process algebra; timing; BDDs; binary decision diagrams; equivalence relations; finite state machines; formal verification; process algebra descriptions; testing preorders; top-down hierarchical methodologies; verification methodologies; Algebra; Automata; Boolean functions; Councils; Data handling; Data structures; Design methodology; Humans; Power system modeling; Testing;
Conference_Titel :
European Design and Test Conference, 1995. ED&TC 1995, Proceedings.
Conference_Location :
Paris
Print_ISBN :
0-8186-7039-8
DOI :
10.1109/EDTC.1995.470375