DocumentCode
1824361
Title
A predictive full chip dynamic ESD simulation and analysis tool for analog and mixed-signal ICs
Author
Tian, Guangchun ; Xiao, Yunpeng ; Connerney, Duane ; Kang, Taeghyun ; Young, Alister ; Liu, Qiang
Author_Institution
Fairchild Semicond. Technol. (Shanghai), Shanghai, China
fYear
2011
fDate
11-16 Sept. 2011
Firstpage
1
Lastpage
9
Abstract
We present a successfully implemented dynamic ESD simulation, verification and analysis tool, DynEsdChecker, that can simulate the ESD event on the layout containing RC extractions, can generate full chip ESD verification results, can provide user with guidelines on how to revise the design to meet the ESD design target.
Keywords
analogue integrated circuits; electrostatic discharge; integrated circuit design; integrated circuit modelling; mixed analogue-digital integrated circuits; DynEsdChecker; ESD design target; ESD verification; RC extractions; analog IC; analysis tool; mixed signal IC; predictive full chip dynamic ESD simulation; Breakdown voltage; Electrostatic discharge; Hardware design languages; Integrated circuit modeling; MOSFETs; Simulation;
fLanguage
English
Publisher
ieee
Conference_Titel
Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2011 33rd
Conference_Location
Anaheim, CA
ISSN
Pending
Electronic_ISBN
Pending
Type
conf
Filename
6045602
Link To Document