A 20-Gb/s full-rate 27-1 PRBS generator integrated with 20-GHz PLL in 0.13-μm CMOS

This paper presents 20-Gb/s full-rate 2⁷-1 PRBS generator with 20-GHz PLL. Implemented in a 0.13-mum CMOS process with f_T of only about 80 GHz, the proposed PRBS core achieves 20-Gb/s full-rate by using pulsed latches instead of flip-flops and XOR gates with inductive peaking and negative feedback. The clock buffers that drive the 20-GHz clock distribution and the pulsed-latches in the PRBS core also employ single-transformer based inductive peaking and negative feedback to achieve bandwidth of 73 GHz. The measured data jitter of the 18.8-Gb/s PRBS output is 2.78 ps_rms and 14.4 ps_pp. The measured clock jitter of the divided-by-16 clock is 1.99 ps_rms and 14.4 ps_pp. The fabricated PRBS generator and PLL dissipate 0.84 W and 0.17 W, respectively, from a 1.5-V supply.