DocumentCode
1845533
Title
A New Measurement Technique and Characterization Tool for Push-Pull Circuit Design
Author
Khandavalli, Chandra S. ; Chen, S.T.
Author_Institution
Fujitsu Compound Semiconductor, Inc., 2355 Zanker Road, San Jose, CA 95131
Volume
33
fYear
1998
fDate
35947
Firstpage
113
Lastpage
120
Abstract
The push-pull transistor is a 4-port device and so 4-port s-parameter data is needed to characterize it. In this paper, the authors will introduce a novel technique to measure s-parameters of a push-pull transistor. The technique uses TRL calibration method and employs a standard 2-port Vector Network Analyzer. The measured push-pull s-parameters are presented as a reduced 2-port s-parameter data set, which will enable the designer to use not only reflection, but transmission parameters as well in his design. So, push-pull circuits could be simulated for gain equalization, stability etc. and moreover could become a part of a larger simulation involving multiple stages. Finally, it allows push-pull circuits to be tuned and experimented with network analyzer displaying performance on a test bench in real-time.
Keywords
Calibration; Circuit simulation; Circuit stability; Circuit synthesis; Circuit testing; Measurement techniques; Performance analysis; Reflection; Scattering parameters; Tuned circuits;
fLanguage
English
Publisher
ieee
Conference_Titel
ARFTG Conference Digest-Spring, 51st
Conference_Location
Baltimore, MD, USA
Print_ISBN
0-7803-5686-1
Type
conf
DOI
10.1109/ARFTG.1998.327288
Filename
4119977
Link To Document