DocumentCode :
1853960
Title :
Overview of ITRI PAC project - from VLIW DSP processor to multicore computing platform
Author :
Lin, Tay-Jyi ; Liu, Chun-Nan ; Tseng, Shau-Yin ; Chu, Yuan-Hua ; Wu, An-Yeu
Author_Institution :
SoC Technol. Center, Ind. Technol. Res. Inst., Hsinchu
fYear :
2008
fDate :
23-25 April 2008
Firstpage :
188
Lastpage :
191
Abstract :
The Industrial Technology Research Institute (ITRI) PAC (parallel architecture core) project was initiated in 2003. The target is to develop a low-power and high-performance programmable SoC platform for multimedia applications. In the first PAC project phase (2004-2006), a 5-way VLIW DSP (PACDSP) processor has been developed with our patented distributed & ping-pong register file and variable-length VLIW encoding techniques. A dual-core PAC SoC, which is composed of a PACDSP core and an ARM9 core, has also been designed and fabricated in the TSMC 0.13 mum technology to demonstrate its outstanding performance and energy efficiency for multimedia processing such as real-time H.264 codec. This paper summarizes the technical contents of PACDSP, DVFS (dynamic voltage and frequency scaling) -enabled PAC SoC, and the energy-aware multimedia codec. The research directions of our second-phase PAC project (PAC II), including multicore architectures, ESL (electronics system-level) technology, and low-power multimedia framework, are also addressed in this paper.
Keywords :
digital signal processing chips; multimedia computing; multiprocessing systems; parallel architectures; system-on-chip; ITRI PAC project; VLIW DSP processor; distributed register file; dual-core PAC SoC; dynamic voltage; energy-aware multimedia codec; frequency scaling; multicore computing platform; multimedia application; parallel architecture core; ping-pong register file; programmable SoC platform; variable-length VLIW encoding; Codecs; Digital signal processing; Dynamic voltage scaling; Encoding; Energy efficiency; Frequency; Multicore processing; Parallel architectures; Registers; VLIW;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
VLSI Design, Automation and Test, 2008. VLSI-DAT 2008. IEEE International Symposium on
Conference_Location :
Hsinchu
Print_ISBN :
978-1-4244-1616-5
Electronic_ISBN :
978-1-4244-1617-2
Type :
conf
DOI :
10.1109/VDAT.2008.4542444
Filename :
4542444
Link To Document :
بازگشت