Wafer level packaging of micro/nanosystems

Starting with the identification of the need to come to more cost-effective processing and packaging of micro/nanosystems, we present a number of wafer level packaging techniques that may enable this. Additionally, interconnectivity and reliability and failure analysis play an important role in improving performance, yield and in the end cost-effectiveness. Therefore a number of important analysis techniques are presented.