Title :
VLSI architecture design of motion vector processor for H.264/AVC
Author :
Yoo, Kiwon ; Lee, Jae-Hun ; Sohn, Kwanghoon
Abstract :
H.264/AVC has considerably complex derivation process of motion data in comparison with that of previous video standards. It mainly results from advanced motion vector prediction process to cope with various macroblock partitions and spatial/temporal direct modes. This paper addresses the efficient hardware design of the motion vector processor of full-compliant H.264/AVC High Profile (HP) decoder and its FPGA implementation. It has the processing capability of HD1080 (1920 times 1088) at 60 frames per second (fps) that is asymptotic to Level 4.2 of the standard. To do this, several design considerations are investigated and the solutions for them are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at the operating frequency of 266 MHz and was completely conformed by means of Allegro compliance bitstreams on an FPGA platform.
Keywords :
VLSI; field programmable gate arrays; video coding; Allegro compliance bitstream; FPGA implementation; H.264-AVC high profile decoder; VLSI architecture design; complex derivation process; field programmable gate arrays; hardware design; logic design; motion vector prediction processor; spatial/temporal direct mode; video standard; Automatic voltage control; Decoding; Field programmable gate arrays; Frequency; Hardware; Logic design; Logic gates; Random access memory; Vector processors; Very large scale integration; H.264/AVC; VLSI; motion vector processor;
Conference_Titel :
Image Processing, 2008. ICIP 2008. 15th IEEE International Conference on
Conference_Location :
San Diego, CA
Print_ISBN :
978-1-4244-1765-0
Electronic_ISBN :
1522-4880
DOI :
10.1109/ICIP.2008.4712029
