DocumentCode :
1892625
Title :
Design aspects of a microprocessor data cache using 3D die interconnect technology
Author :
Reed, Paul ; Yeung, Gus ; Black, Bryan
Author_Institution :
Microprocessor Res. Labs., Intel Corp., Austin, TX, USA
fYear :
2005
fDate :
9-11 May 2005
Firstpage :
15
Lastpage :
18
Abstract :
This paper explores an implementation of a new technology called 3D die stacking. 3D die stacking is the bonding of two die either face-to-face or face-to-back in order to construct a 3D structure. In this work a face-to-face bonding is utilized because it yields a higher density die-to-die interconnect than is possible with face-to-back. With sufficiently dense die-to-die interconnect, devices as complex as an iA32 microprocessor can be repartitioned or split between two die in order to simultaneously improve performance and power. The 3D structure of this emerging technology is examined and applied in this paper to a conventional 2D 32KB data cache. In this study, it is shown that a 3D implementation can potentially improve the silicon area, complexity, performance and power of a 2D circuit simultaneously.
Keywords :
cache storage; integrated circuit design; integrated circuit interconnections; memory architecture; microprocessor chips; 2D circuit; 32 KB; 3D die interconnect technology; 3D die stacking; 3D structure; die-to-die interconnect; face-to-face bonding; iA32 microprocessor; microprocessor data cache; Bonding; CMOS technology; Costs; Integrated circuit interconnections; Manufacturing; Microprocessors; Silicon; Stacking; Transistors; Wires;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Integrated Circuit Design and Technology, 2005. ICICDT 2005. 2005 International Conference on
Print_ISBN :
0-7803-9081-4
Type :
conf
DOI :
10.1109/ICICDT.2005.1502578
Filename :
1502578
Link To Document :
بازگشت