Comparison of chip crossing delay in various packaging environments

The effect of packaging on computer performance is becoming increasingly significant because of delay due to package parasitics and connectivity between functional blocks. The first issue is addressed with an example of how chip crossing delay is influenced by the choice of packaging environment. Five separate packaging technologies are investigated. Simulation of this delay is useful for comparing packaging technologies and can provide guidelines for making appropriate choices to a system designer