Investigation of Drain Current RTS Noise in Small Area Silicon MOS Transistors

An investigation of the amplitude drain current RTS fluctuations in small area silicon MOS transistors is presented. A simple theoretical model for the interpretation of the RTS amplitude variations with gate and drain voltages is proposed. The limits of application of the model are established and discussed with respect to the experimental results.