Analysis of the Fabrication Process of Multilayer Vertical Stacked Capacitors

The increased complexity of new capacitor cell structures for high-density dynamic RAMs requires an accurate description of the fabrication process. We present a three-dimensional topography simulation of a stacked capacitor cell, using a new simulation method for etching and deposition processes. Sequential process steps are simulated and results are shown in comparison to a measured cell structure.