DocumentCode
1934653
Title
A fast automatic frequency calibration scheme for PLL-based Frequency synthesizer
Author
Mingchi Shao ; Fengyi Huang ; Xusheng Tang ; Youming Zhang
Author_Institution
Nat. Mobile Commun. Res. Lab., Southeast Univ., Nanjing, China
fYear
2012
fDate
18-20 Sept. 2012
Firstpage
1
Lastpage
4
Abstract
An automatic frequency calibration (AFC) for wide-band frequency synthesizers is presented in this paper. To achieve low phase noise, 6-bits switched-capacitors banks are employed in the VCO. The whole AFC is working under the control of reference clock to overcome the competition adventure that may caused by asynchronous sequential. One extra comparison is used to finally determine the optimum sub-band. Simulation result shows that the AFC ensures the synthesizer to lock at the linear range of the charge pump. The simulated AFC setting time is 19.2us in worst case. The AFC is implemented in 0.13μm CMOS technology.
Keywords
CMOS analogue integrated circuits; calibration; frequency synthesizers; phase locked loops; phase noise; switched capacitor networks; voltage-controlled oscillators; AFC; CMOS technology; PLL-based frequency synthesizer; VCO; charge pump; fast automatic frequency calibration scheme; low phase noise; reference clock control; size 0.13 mum; switched-capacitors banks; time 19.2 mus; wide-band frequency synthesizers; word length 6 bit; Automatic frequency control; Calibration; Clocks; Frequency synthesizers; Radiation detectors; Voltage-controlled oscillators; automatic frequency calibration; frequency synthesizer; voltage controlled oscillator;
fLanguage
English
Publisher
ieee
Conference_Titel
Microwave Workshop Series on Millimeter Wave Wireless Technology and Applications (IMWS), 2012 IEEE MTT-S International
Conference_Location
Nanjing
Print_ISBN
978-1-4673-0901-1
Electronic_ISBN
978-1-4673-0903-5
Type
conf
DOI
10.1109/IMWS2.2012.6338220
Filename
6338220
Link To Document