Title :
Speedy bus mastering PCI express
Author_Institution :
Microsoft Res., Redmond, WA, USA
Abstract :
PCI Express is a ubiquitous bus interface providing the highest bandwidth connection in the PC platform. Sadly, support for it in FPGAs is limited and/or expensive. The Speedy PCIe core addresses this problem by bridging the gap from the bare bones interface to a user friendly, high performance design. This paper describes some of the fundamental design challenges and how they were addressed as well as giving detailed results. The hardware and software source code are available for free download from [12].
Keywords :
field programmable gate arrays; logic design; peripheral interfaces; FPGA; high performance design; speedy PCIe core; speedy bus mastering PCI express; ubiquitous bus interface; Bandwidth; Clocks; Field programmable gate arrays; Hardware; Operating systems; Protocols;
Conference_Titel :
Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on
Conference_Location :
Oslo
Print_ISBN :
978-1-4673-2257-7
Electronic_ISBN :
978-1-4673-2255-3
DOI :
10.1109/FPL.2012.6339270
