DocumentCode
1952413
Title
A novel pulsewidth control loop for high-speed circuit applications
Author
Lin, Steven Yung-Sheng ; Tu, Stevec Hung-Lung
Author_Institution
Dept. of Electron. Eng., Fu Jen Catholic Univ., Taipei, Taiwan
fYear
2004
fDate
20-23 June 2004
Firstpage
221
Lastpage
224
Abstract
In this paper, we propose a new mechanism for high-speed pulsewidth control loop (PWCL), which a cascade control stage and a differential feedback control voltage are employed to adjust the input signal pulsewidth more efficiently. The detailed comparisons in terms of duty cycle, rising/falling time of the input signal have also been made. The verification of the approach has been performed with HSPICE simulation.
Keywords
cascade control; circuit feedback; circuit simulation; high-speed integrated circuits; integrated circuit modelling; HSPICE simulation; cascade control; differential feedback control voltage; duty cycle; high speed circuit applications; high speed pulsewidth control loop; integrated circuit modelling; Charge pumps; Circuit simulation; Clocks; Feedback circuits; Feedback control; Pulse circuits; Pulse generation; Signal generators; Space vector pulse width modulation; Voltage control;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on
Print_ISBN
0-7803-8322-2
Type
conf
DOI
10.1109/NEWCAS.2004.1359068
Filename
1359068
Link To Document