Title :
Suppression of Si etching during hydrogen annealing of silicon-on-insulator
Author :
Sato, N. ; Ito, M. ; Nakayama, J. ; Yonehara, T.
Author_Institution :
Canon Inc., Kanagawa, Japan
Abstract :
Generally, polishing is employed as the final treatment of silicon-on-insulator (SOI) at the expense of SOI thickness reduction, because surface microroughness affects the gate oxide integrity. Hydrogen annealing of SOI wafers (Sato and Yonehara, 1994) was originated to replace the polishing, and was traced by several groups. This novel method is advantageous in that there is no thickness reduction in principle. However, in view of the Si etching during hydrogen annealing, various etching rates have been reported in the literature, leading to the question of how much Si is consumed or how much SOI thickness reduction is suppressed. In this paper, Si etching during hydrogen annealing is investigated by using ELTRAN wafers, which are fabricated by transferring epitaxial layers on porous Si on to handle wafers. The lowest reported etching rate to date is achieved.
Keywords :
annealing; dielectric thin films; etching; hydrogen; integrated circuit reliability; integrated circuit testing; integrated circuit yield; silicon-on-insulator; surface topography; ELTRAN wafers; H/sub 2/; SOI surface treatment; SOI thickness reduction; SOI thickness reduction suppression; SOI wafers; Si; Si consumption; Si etching suppression; Si-SiO/sub 2/; epitaxial layer transfer; etching rate; gate oxide integrity; handle wafers; hydrogen annealing; polishing; polishing process replacement; porous Si; silicon-on-insulator; surface microroughness; Annealing; Atomic measurements; Etching; Fluid flow; Furnaces; Hydrogen; Silicon on insulator technology; Temperature dependence; Thickness measurement;
Conference_Titel :
SOI Conference, 1998. Proceedings., 1998 IEEE International
Conference_Location :
Stuart, FL, USA
Print_ISBN :
0-7803-4500-2
DOI :
10.1109/SOI.1998.723080