DocumentCode :
1981456
Title :
Designing closer to the edge [deep submicron processes]
Author :
Nassif, Sani R.
Author_Institution :
IBM Austin Res. Lab., TX, USA
fYear :
2000
fDate :
2000
Firstpage :
636
Lastpage :
637
Abstract :
Summary form only given. Modern deep submicron CMOS processes cost Θ or more to develop, qualify and deploy. Yet the incremental impact of each technology generation has been steadily decreasing due to a variety of phenomena such as increasing wire delay, power dissipation and reliability limits, and increasing process tolerances. We need to make better use of existing and future manufacturing processes in order to recoup our investment. It is often possible to obtain more performance out of an existing technology by better understanding of the process tolerances and trading off functional yield vs. performance. Given the above, it is clear that we need to understand and model design tolerances arising from processing variations. Until recently, it was sufficient to model such process-induced variations as intra-die shifts in device performance. However, in the deep submicron regime, within-die wire and device variations are comparable to die-to-die variations. This results in the need for new characterization, modeling and analysis techniques to handle these variations. In this work we expand on the ideas above, review the important trends in design uncertainty which directly drives design tolerance and hence performance. We review a number of research and applied approaches to design for manufacturability. The need to track process tolerances as a technology matures is stressed. This tracking is important since it acts as an information conduit between design and fabrication groups and enables designers to adapt the design to lower tolerances where possible
Keywords :
CMOS integrated circuits; design for manufacture; integrated circuit design; integrated circuit manufacture; integrated circuit technology; tolerance analysis; DFM; deep submicron CMOS processes; design for manufacturability; design tolerances; functional yield; manufacturing processes; process tolerances; process-induced variations; CMOS process; CMOS technology; Costs; Delay; Investments; Manufacturing processes; Power dissipation; Power generation; Uncertainty; Wire;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings
Conference_Location :
Paris
Print_ISBN :
0-7695-0537-6
Type :
conf
DOI :
10.1109/DATE.2000.840852
Filename :
840852
Link To Document :
بازگشت