False write through and un-restored write electrical level fault models for SRAMs

Static random access memory fault modeling typically is done at the functional level of abstraction. Electrical level simulations, however, demonstrate real fault models which were previously overlooked. False write through and un-restored write fault models are introduced. Two patterns are defined to identify such faults. Further benefits of electrical level fault modeling are discussed