DocumentCode
1995373
Title
Bulk-driven DC level shifter
Author
Haga, Yasutaka ; Kale, Izzet
Author_Institution
Appl. DSP & VLSI Res. Group, Univ. of Westminster, London, UK
fYear
2011
fDate
15-18 May 2011
Firstpage
2039
Lastpage
2042
Abstract
A new CMOS DC level shifter that can be programmed at a level less than the threshold voltage of a MOSFET is proposed. This design technique utilizes a bulk- driven MOSFET, which is biased with a constant reverse voltage, to shift the input. Furthermore since the proposed block is in a class-AB super source follower form, it is power- efficient. This paper presents the design and the simulation of the proposed block and also its application in a simple current mirror using a 0.35μm CMOS process, which indicates leading to the reduction of the voltage headroom consumption of the input device but without introducing DC offset current, while the additional distortion remain negligible until 1MHz operation. The additional static current consumption is as small as 5μA.
Keywords
CMOS analogue integrated circuits; MOSFET; current mirrors; CMOS DC level shifter; CMOS process; DC offset current; MOSFET threshold voltage; bulk-driven DC level shifter; class-AB super source follower; constant reverse voltage; current mirror; frequency 1 MHz; size 0.35 mum; voltage headroom consumption; CMOS integrated circuits; Capacitance; Junctions; Logic gates; MOSFET circuits; Mirrors; Threshold voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems (ISCAS), 2011 IEEE International Symposium on
Conference_Location
Rio de Janeiro
ISSN
0271-4302
Print_ISBN
978-1-4244-9473-6
Electronic_ISBN
0271-4302
Type
conf
DOI
10.1109/ISCAS.2011.5937997
Filename
5937997
Link To Document