Title :
On test set generation for efficient path delay fault diagnosis
Author :
Tekumalla, Ramesh C.
Author_Institution :
Intel Corp., Hillsboro, OR, USA
Abstract :
Path delay fault testing has been widely pursued in literature, primarily because of the need for determining the optimal speed of circuit operation. The existing techniques for path delay fault diagnosis are oriented towards determining the delay defects based on a given test set. In this paper, we propose a method for modifying a given test set such that the resultant test set is more effective in determining paths with excessive delays. The process of modifying the given test set is built upon an accurate algorithm for identifying all the single and multiple faults static sensitized by a given test set. The tests are then ordered such that it becomes faster and easier to identify paths responsible for timing failures. The modified test set results in an overall improvement in test quality and better diagnosis. The proposed approach can be used before test application for modifying the test set and improving diagnosis. Experiments are performed on the ISCAS´ 89 and MCNC´ 91 benchmark circuits to show the effectiveness of the proposed method for path delay fault diagnosis
Keywords :
combinational circuits; delays; fault diagnosis; integrated circuit testing; logic gates; logic testing; timing; ISCAS´ 89 benchmark circuits; MCNC´ 91 benchmark circuits; circuit operation speed; excessive delays; multiple faults; path delay fault diagnosis; single faults; test quality; test set; test set generation; timing failures; Circuit faults; Circuit synthesis; Circuit testing; Delay effects; Electrical capacitance tomography; Electrical fault detection; Fault diagnosis; Robustness; Timing;
Conference_Titel :
VLSI Test Symposium, 2000. Proceedings. 18th IEEE
Conference_Location :
Montreal, Que.
Print_ISBN :
0-7695-0613-5
DOI :
10.1109/VTEST.2000.843864