Title :
Self-timed nano-PLA
Author :
Zamani, Masoud ; Tahoori, Mehdi B.
Author_Institution :
Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA
Abstract :
Emerging molecular based nanoelectronics is a promising alternatives for current CMOS technology to reduce manufacturing costs and achieve higher levels of integration. Extreme parameter variations resulted from nondeterministic nanofabrication can seriously affect the correct functionality and performance of circuits implemented in this technology. In this paper, we introduce modifications to nano-PLA, a major nano-architecture, to immune it against extreme variations by using self-timed local control signaling within the blocks instead of external global signals. Extensive Monte Carlo simulations for delay variations on a set of benchmarks confirms that the circuits implemented on the proposed architecture are 100% immune against delay variation, compared to only 37% for those circuits implemented on the original nano-PLA architecture. Moreover, the proposed architecture results in 47% reduction, in average, in critical path delay of mapped circuits.
Keywords :
CMOS integrated circuits; Monte Carlo methods; molecular electronics; nanoelectronics; nanofabrication; programmable logic arrays; CMOS technology; Monte Carlo simulation; critical path delay; delay variation; manufacturing costs; mapped circuits; molecular based nanoelectronics; nondeterministic nanofabrication; parameter variations; programmable logic arrays; self-timed local control signaling; self-timed nano-PLA; CMOS integrated circuits; Computer architecture; Delay; FETs; Programmable logic arrays; Rails; Wires; Nano-Architecture; Self-Timed; Variation Immune;
Conference_Titel :
Nanoscale Architectures (NANOARCH), 2011 IEEE/ACM International Symposium on
Conference_Location :
San Diego, CA
Print_ISBN :
978-1-4577-0993-7
DOI :
10.1109/NANOARCH.2011.5941487
