Multi-objective optimization of power, area and delay during high-level synthesis of DFG´s — A genetic algorithm approach

High-level synthesis (HLS) involves the translation of behavioural algorithmic descriptions into an RTL implementation. The parameters to be optimized in high-level synthesis such as power, area and delay are mutually conflicting necessitating trade-offs during the implementation. For complex designs, the design space to be explored is vast. This paper proposes a weighted sum genetic algorithm for optimization of datapaths during high-level synthesis using graded penalty cost function to perform simultaneous scheduling and allocation. GAs being population based, are ideal for searching the large solution space involved. The proposed technique has been evaluated on HLS DSP benchmark circuits like IIR filter and DCT filter and has been found to yield better power aware solutions than a single objective GA, simultaneously optimizing area and delay. The framework provides a large number of alternative datapath designs, all of which meet user design specifications but differ in module, register and interconnect configurations. An average of about 15.7% power reduction on DCT filter and 13% power reduction on IIR filter were obtained.