Yield optimization for low power current controlled current conveyor

Due to increasing CMOS process variability, optimization for yield has become one of the crucial tasks in Integrated Circuit (IC) design especially in analog IC design. This variability is getting worse with the continuous scaling of device dimensions and therefore degrades the IC fabrication outcome. This paper presents the yield optimization for low power second generation dual output current controlled current conveyor (DOCCCII). Current conveyors (CC) are getting significant attention in current analog ICs design due to their higher band-width, greater linearity, larger dynamic range, simpler circuitry, lower power consumption and less chip area. Moreover CCCII has the advantage of electronic tunability at its intrinsic resistance terminal via a bias current. The net list of given DOCCCII circuit has been simulated in Eldo using 65nm CMOS mixed signal Low-K IMD TSMC process development kit (PDK) with ±0.6V, low-Vt devices with statistical models. All verification, sizing and optimization analysis have been performed using the commercially available WiCkeD toolset from MunEDA at worst case operating conditions. Monte Carlo analysis has also been performed to verify the robustness of the circuit.