Title :
Automated composition and execution of hardware-accelerated operator graphs
Author :
Werner, Stefan ; Heinrich, Dennis ; Piper, Jannik ; Groppe, Sven ; Backasch, Rico ; Blochwitz, Christopher ; Pionteck, Thilo
Author_Institution :
Inst. of Inf. Syst., Univ. zu Lubeck, Lubeck, Germany
fDate :
June 29 2015-July 1 2015
Abstract :
In this paper, we present the fully automated composition and execution of Semantic Web queries within a hardware/software system which uses a Field Programmable Gate Array (FPGA) as an accelerator. The presented approach allows to write a query in the database´s front-end, transparently executes all steps to retrieve a configuration suitable for the FPGA which represents the given query, and obtains the result by evaluating the query on the FPGA. In order to obtain a runtime-reconfigurable framework we define a static and a dynamic partition. The dynamic partition itself is composed by using a predefined query template and a pool of operators. The operators of the given query are written automatically into the template and connected accordingly. After reconfiguration of the FPGA the host system supplies the initial data to the FPGA which computes the final result and sends it back to the host system to be displayed to the user or application. The evaluation shows that not all queries may take benefit from a dedicated hardware-accelerator but shows promising speedup for complex queries.
Keywords :
field programmable gate arrays; graph theory; query processing; semantic Web; FPGA; automated hardware-accelerated operator graph composition; database front-end; dynamic partition; field programmable gate array; hardware-software system; query template; runtime-reconfigurable framework; semantic Web queries; static partition; Arrays; Engines; Field programmable gate arrays; Hardware; Indexes; Semantic Web;
Conference_Titel :
Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2015 10th International Symposium on
Conference_Location :
Bremen
DOI :
10.1109/ReCoSoC.2015.7238078