Title :
Thermo-mechanical characterization of copper filled and polymer filled tsvs considering nonlinear material behaviors
Author :
Chen, Zhaohui ; Song, Xiaohui ; Liu, Sheng
Author_Institution :
Res. Inst. of Micro/Nano Sci. & Technol., Shanghai Jiao Tong Univ., Shanghai
Abstract :
Due to large mismatch in coefficients of thermal expansion between the copper via and the silicon of Through Silicon Via(TSV), significant thermal stresses will be induced at the interfaces of copper/dielectric layer (usually SiO2) and dielectric layer/silicon when TSV structure is subjected to subsequent temperature loadings, which would influence the reliability and the electrical performance of interconnects. As a solution, a modified through silicon via was proposed. The thin SiO2 dielectric layer is replaced by a thick polymer isolation layer. Conformal copper plating is used to realize the connection and the remaining hole in the copper via is filled with polymer material. In this work, thermo-mechanical finite element method (FEM) was used to simulate copper filled and polymer filled TSV structures in order to analyze the thermo-mechanical behavior subjected to a load of temperature cycling. Several configurations were studied, including diameter of the copper via and polymer filled via, the aspect ratio H/D, the thickness of parylene dielectric layer. Different selections of filling on the copper via such as polyimide, BCB, epoxy and underfill (FP4256) were compared with the calculation results. The modeling results show that thermal stresses and the risk of failure in the through silicon via can be significantly reduced by use of a soft dielectric layer and polymer filled material.
Keywords :
copper; failure analysis; filling; finite element analysis; interconnections; isolation technology; polymers; reliability; silicon; thermomechanical treatment; BCB; Cu-Si; coefficients-of-thermal expansion; conformal copper plating; copper filled TSVs; copper-dielectric layer interface; dielectric layer-silicon interface; electrical performance; epoxy; failure; finite element method; interconnects; nonlinear material behaviors; parylene dielectric layer; polyimide; polymer filled TSVs; reliability; temperature cycling; thermal stresses; thermo-mechanical characterization; thick polymer isolation layer; through silicon via; underfill; Copper; Dielectric materials; Polymers; Silicon; Temperature; Thermal expansion; Thermal loading; Thermal stresses; Thermomechanical processes; Through-silicon vias; dielectric layer; finite element analysis; polymer filled; thermo-mechanical stresses; through silicon via;
Conference_Titel :
Electronic Components and Technology Conference, 2009. ECTC 2009. 59th
Conference_Location :
San Diego, CA
Print_ISBN :
978-1-4244-4475-5
Electronic_ISBN :
0569-5503
DOI :
10.1109/ECTC.2009.5074192