DocumentCode :
2127476
Title :
FPGA implementation of 4×4 MIMO test-bed for spatial multiplexing systems
Author :
Cui, Mengfei ; Murata, Hidekazu ; Araki, Kiyomichi
Author_Institution :
Graduate Sch. of Sci. & Eng., Tokyo Inst. of Technol., Japan
Volume :
4
fYear :
2004
fDate :
5-8 Sept. 2004
Firstpage :
3045
Abstract :
Multiple input multiple output (MIMO) transmission techniques hold the potential of dramatically increasing the data rates and spectral efficiency of wireless communication systems. However, since multiple transmitters and receivers are required, a large number of channel emulators are also required for in-lab experiments, resulting in an increase in equipment cost. This paper describes an implementation of received signal generator for a 4×4 MIMO transmission in one FPGA chip which can be utilized as a real-time MIMO spatial multiplexing system test-bed. Our experimental results demonstrate that the CDF and channel correlations of emulated Rayleigh fading under this fading channel approach the theoretical values.
Keywords :
MIMO systems; Rayleigh channels; field programmable gate arrays; multiplexing; radio networks; radio transmitters; 4×4 MIMO test-bed; FPGA chip; channel correlation; channel emulator; emulated Rayleigh fading; fading channel; multiple input multiple output transmission technique; multiple receiver; multiple transmitter; received signal generator; spatial multiplexing system; spectral efficiency; wireless communication system; Costs; Fading; Field programmable gate arrays; MIMO; Rayleigh channels; Real time systems; Signal generators; System testing; Transmitters; Wireless communication;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Personal, Indoor and Mobile Radio Communications, 2004. PIMRC 2004. 15th IEEE International Symposium on
Print_ISBN :
0-7803-8523-3
Type :
conf
DOI :
10.1109/PIMRC.2004.1368879
Filename :
1368879
Link To Document :
بازگشت