On-chip communication topology synthesis for shared multi-bus based architecture

This paper presents a method of on-chip commaunication topology synthesis for a shared multi-bus based architecture. An assumption for the synthesis is that the system has already been partitioned and mapped onto the appropriate components of a SoC so that size of data to be transferred at each time by an on-chip module is fixed. We model the communication behavior of each module as a set of communication lifetime intervals (CLTIs), which are optimized in terms of number of overlaps among them, size of bus width and the minimum number of buses, using ILP (integer linear programming) formulation. These optimized CLTIs are later given to the communication topology synthesis algorithm, which gives the number of buses and their interconnection. The results of applying this approach to the Talking Assistant used in ubiquitous computing application demonstrate the utility of our techniques to synthesize a custom on-chip shared multibus based communication architecture for a complex system.