Title :
A novel pipelined CCK decoder for IEEE 802.11b system
Author :
Huang, Shen-Rei ; Chen, Sau-Gee
Author_Institution :
Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao Tung Univ., Hsinchu, Taiwan
Abstract :
A novel decoder for Complementary Code Keying (CCK) modulation is proposed in this work. Compared to the parallel decoder architecture based on Fast Walsh Transform (FWT), the presented pipelined architecture has better hardware sharing and utilization efficiency, as well as smaller area. Its hardware area for finding the maximum decoding output value is minimized by employing a low-complexity on-the-fly comparator that takes advantage of the sequentially incoming chips and the pipelined data flow. Also, the proposed design consumes only 50.6 ¿w at 11MHz based on UMC 0.18-¿m process, which is much lower than the conventional FWT-based architecture. Thus it is a low-power and low-area solution for the design of a high-performance 802.11b system.
Keywords :
IEEE standards; Walsh functions; comparators (circuits); data flow computing; decoding; demodulation; modulation coding; pipeline processing; quadrature phase shift keying; sequential decoding; DQPSK; IEEE 802.11b system; complementary code keying modulation; data flow; decoder; demodulation; encoding; fast Walsh transform; hardware sharing; low-complexity on-the-fly comparator; parallel architecture; pipelined architecture; sequentially incoming chips; utilization efficiency; Decoding; Demodulation; Encoding; Hardware; Modulation coding; Network synthesis; Phase modulation; Quadrature phase shift keying; Scheduling; Wireless LAN;
Conference_Titel :
Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on
Conference_Location :
Beijing
Print_ISBN :
978-1-4244-2185-5
Electronic_ISBN :
978-1-4244-2186-2
DOI :
10.1109/ICSICT.2008.4734860