Synthesis of folded multi-dimensional DSP systems

In this paper a novel multi-dimensional (MD) folding transformation technique is formalized which can be used to synthesize control circuits for pipelined architectures which implement a specific class of MD DSP algorithms. Feasibility constraints are derived for folding a 2-D single rate data-flow graph (DFG) onto an available set of hardware functional units according to a given schedule. Retiming is introduced as a tool to facilitate feasibility of the folding constraints and minimization of the storage requirements for the folded architecture. We also derive expressions for the exact storage requirements for the folded architecture. Detailed design example of a non-separable 2-D IIR filter is provided.