• DocumentCode
    2194364
  • Title

    Completion time multiple branch prediction for enhancing trace cache performance

  • Author

    Rakvic, Ryan ; Black, Bryan ; Shen, John Paul

  • Author_Institution
    Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA
  • fYear
    2000
  • fDate
    14-14 June 2000
  • Firstpage
    47
  • Lastpage
    58
  • Abstract
    The need for multiple branch prediction is inherent to wide instruction fetching. This paper presents a completion time multiple branch predictor called the Tree-based Multiple Branch Predictor (TMP) that builds on previous single branch prediction techniques. It employs a tree structure of branch predictors, or tree-node predictors, and achieves accurate multiple branch prediction by leveraging the high accuracies of the individual branch predictors. A highly-efficient TMP design uses the 2-bit saturating counters for the tree-node predictors. To achieve higher prediction rate, the TMP employs two-level schemes for the tree-node predictors resulting in a three-level TMP design. Placing the TMP at completion time reduces the critical latency in the front-end of the pipeline; the resultant longer update latency does not significantly impact the overall performance. In this paper the TMP is applied to a trace cache design and shown to be very effective in increasing its performance. Results: A realistic-size TMP (72KB) can predict 1, 2, 3, and 4 consecutive blocks with compounded prediction accuracies of 96%, 93%, 87%, and 82%, respectively. The block-based trace cache with this TMP achieves 4.75 IPC for SPECint95 on an idealized machine, which is a 20% performance improvement over the original design. This improved performance is 8% above that of a conventional I-cache design with perfect single branch prediction.
  • Keywords
    cache storage; memory architecture; performance evaluation; branch predictors; multiple branch prediction; performance; trace cache performance; tree-node predictors; wide instruction fetching;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Computer Architecture, 2000. Proceedings of the 27th International Symposium on
  • Conference_Location
    Vancouver, BC, Canada
  • ISSN
    1063-6897
  • Print_ISBN
    1-58113-232-8
  • Type

    conf

  • Filename
    854377