DocumentCode
2195795
Title
Design of an MCM FFT processor
Author
Rozier, Richard G. ; Kiamilev, Fouad E.
Author_Institution
North Carolina Univ., Charlotte, NC, USA
fYear
1997
fDate
4-5 Feb 1997
Firstpage
83
Lastpage
88
Abstract
We present the design of a parallel high-speed chipset for computing an 8,192-point (or less) 1-D complex fast Fourier transform (FFT). The chipset is composed of two chips-an FFT processing engine (FFTP) with on-chip twiddle factor generation and a random-access data storage element (FFTRAM). This chipset can be efficiently connected on an MCM to form a high-performance FFT calculation system
Keywords
digital signal processing chips; fast Fourier transforms; multichip modules; parallel architectures; 1D complex fast Fourier transform; DSP chips; FFT processor; MCM; on-chip twiddle factor generation; parallel high-speed chipset; processing engine; random-access data storage element; CMOS integrated circuits; CMOS process; CMOS technology; Digital integrated circuits; Digital signal processing chips; Discrete Fourier transforms; Frequency; Integrated circuit packaging; Printed circuits; Time domain analysis;
fLanguage
English
Publisher
ieee
Conference_Titel
Multi-Chip Module Conference, 1997. MCMC '97., 1997 IEEE
Conference_Location
Santa Cruz, CA
Print_ISBN
0-8186-7789-9
Type
conf
DOI
10.1109/MCMC.1997.569349
Filename
569349
Link To Document