DocumentCode :
2207414
Title :
Exploration of SiGe/Si heterostructure interface in SiGe-channel MOSFETs
Author :
Tsuchiya, Toshiaki ; Imada, Yuji ; Murota, Junichi
Author_Institution :
Interdisciplinary Fac. of Sci. & Eng., Shimane Univ., Matsue, Japan
Volume :
1
fYear :
2001
fDate :
2001
Firstpage :
575
Abstract :
Electrical quality of SiGe/Si heterostructure interface in SiGe-channel pMOSFETs is experimentally investigated by low frequency noise measurements and charge pumping measurements, using pMOSFETs with a relatively wide range of Ge fraction x=0.2, 0.5, 0.7, and SiGe thickness dSiGe of 2-14 nm. It is shown that the low frequency noise in SiGe pMOSFETs can be lower than that in conventional Si pMOSFETs,, and that the noise power at bias conditions showing the maximum transconductance gmMAX reflect the trap density at the SiGe/Si heterostructure interface, and correspond well to gmMAX behavior as functions of Ge fraction and dSiGe. Moreover, it is shown that interface traps in the SiGe/Si heterostructure can be directly evaluated using the charge pumping technique
Keywords :
Ge-Si alloys; MOSFET; electron traps; elemental semiconductors; interface states; semiconductor device noise; semiconductor heterojunctions; silicon; 2 to 14 nm; SiGe-Si; SiGe-channel MOSFETs; SiGe/Si heterostructure interface; bias conditions; charge pumping; electrical quality; low frequency noise; maximum transconductance; noise power; pMOSFETs; trap density; Charge measurement; Current measurement; Electric variables measurement; Frequency measurement; Germanium silicon alloys; Low-frequency noise; MOSFETs; Noise measurement; Silicon germanium; Thickness measurement;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Solid-State and Integrated-Circuit Technology, 2001. Proceedings. 6th International Conference on
Conference_Location :
Shanghai
Print_ISBN :
0-7803-6520-8
Type :
conf
DOI :
10.1109/ICSICT.2001.981545
Filename :
981545
Link To Document :
بازگشت