Title :
Automatic Verilog code generation of an 8-bit RISC micro-controller
Author :
Husueh, Yun-Tai ; Chang, Wen-Chung ; Lai, Jui-Min
Author_Institution :
Southern Taiwan Univ. of Technol., Tainan, Taiwan
Abstract :
In this paper, we describe a design method, which can automatically generate Verilog code for an 8-bit RISC microcontroller with a user-defined instruction set. With this method, one can shorten the development time, increase the efficiency of Verilog coding, and decrease the man-hour requirement. Most of all, even those who do not have the knowledge and techniques of a Verilog coding for a RISC microcontroller are able to design a microcontroller through this method. First of all, classify the instruction set of the microcontroller to be designed, into file register and literal operation, bit file register operation, control operation, and branch operation. Then provide four stage pipeline (fetch, decode, execute and write) control signals for the microcontroller. Finally, use C/C++ language to generate the Verilog code. Finally some manually fine tune of the design is still required during pre/post simulation of the Verilog code.
Keywords :
circuit CAD; hardware description languages; logic CAD; microcontrollers; program compilers; reduced instruction set computing; 8 bit; RISC microcontroller; automatic Verilog code generation; bit file register operation; branch operation; control operation; design method; development time reduction; instruction set classification; user-defined instruction set; Algorithms; Automatic control; Automatic generation control; Databases; Debugging; Decoding; Design methodology; Hardware design languages; Pipelines; Reduced instruction set computing;
Conference_Titel :
ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on
Print_ISBN :
0-7803-7363-4
DOI :
10.1109/APASIC.2002.1031598