Title :
Kernel Extraction for Watermarking Combinational Logic Networks
Author :
Cui, Aijiao ; Chang, Chip-Hong
Author_Institution :
Centre for High Performance Embedded Syst., Nanyang Technol. Univ., Singapore
Abstract :
Timing slacks of a synthesized design can be used to identify some local networks for embedding watermark information to achieve the goal of IP protection. The identification of suitable local networks plays a key role to ensure that the watermarked design can still meet the constraints from the original synthesized result. We propose a method to select the kernels according to the anticipatory global effect caused by their remapping. The design is updated progressively by retaining or remapping the newly found kernel according to the stego-signature bit to be embedded before seeking for the next kernel. We have tested this method on a set of MCNC combinational benchmarks. Experimental results show that for as long as the original design size is not too small, our method can extract enough kernels for watermark insertion with trivial overhead and guaranteed timing convergence
Keywords :
combinational circuits; logic design; watermarking; IP protection; MCNC combinational benchmarks; combinational logic networks; kernel extraction; local networks; stego-signature bit; trivial overhead; watermark information; watermark insertion; watermarking; Embedded system; Kernel; Logic design; Network synthesis; Protection; Protocols; Robustness; Testing; Timing; Watermarking;
Conference_Titel :
Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on
Conference_Location :
Singapore
Print_ISBN :
1-4244-0387-1
DOI :
10.1109/APCCAS.2006.342262