• DocumentCode
    2268668
  • Title

    A novel Dual-Mode synchronous high efficiency buck converter with Adaptive deadtime control

  • Author

    Chung, Ya-Wu ; Mahendra, Siddarth Rai ; Liou, Wan-Rone ; Cheng, Chih-Yung

  • Author_Institution
    Dept. of Electr. Eng., Nat. Taiwan Ocean Univ., Keelung, Taiwan
  • fYear
    2010
  • fDate
    28-30 July 2010
  • Firstpage
    541
  • Lastpage
    545
  • Abstract
    A novel Dual-Mode Modulation Zero Current Detection (ZCD) & Adaptive deadtime architecture has been proposed in this paper that can be used in a DC to DC step-down switching regulator. The converter operates in the pulse width modulation (PWM) mode for heavy load conditions and in the pulse frequency modulation (PFM) mode for light load conditions. In both these operating modes, the converter shows very high power conversion efficiency. This structure also has an adaptive deadtime range mechanism that changes the deadtime depending on the load current. This helps in reducing the power consumption considerably. The architecture also provides better heavy load current conversion efficiency as compared to the other works in the literature. Also, it can help in avoiding the malfunctioning of the ZCD mechanism that happens in the PFM mode for low currents. The most important contribution of this work is that it can achieve a high efficiency above 94% and shows an increasing trend in the efficiency even at heavy load conditions. Also the other major contribution of the proposed design is that it can in general be applied not only to a buck regulator but also to a boost regulator and a buck-boost regulator. A high conversion efficiency of 95.8% has been achieved in this work at a load current of 150 mA. And for the load current operation range of 50 mA to 420 mA, the conversion efficiency reaches above 94%. This design uses the TSMC 0.35-μm 2P4M 5V polycide CMOS process. The input operating voltage range for this process is from 3 to 5 V.
  • Keywords
    CMOS integrated circuits; PWM power convertors; power consumption; pulse frequency modulation; zero current switching; TSMC 2P4M polycide CMOS process; adaptive deadtime architecture; adaptive deadtime control; buck-boost regulator; current 50 mA to 420 mA; dual-mode modulation; dual-mode synchronous buck converter; heavy load conditions; power consumption; pulse frequency modulation; pulse width modulation; size 0.35 mum; step-down switching regulator; voltage 5 V; zero current detection; MOS devices; Power demand; Pulse width modulation; Regulators; Schottky diodes; Switches;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Communications, Circuits and Systems (ICCCAS), 2010 International Conference on
  • Conference_Location
    Chengdu
  • Print_ISBN
    978-1-4244-8224-5
  • Type

    conf

  • DOI
    10.1109/ICCCAS.2010.5581939
  • Filename
    5581939