A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits

Presents a covering technique for optimizing the average-case delay of asynchronous burst-mode control circuits during technology mapping. The specification and the NAND-decomposed unmapped network of these circuits are first preprocessed using stochastic techniques to determine the relative frequency of occurrence of each state transition and the corresponding sensitized paths through the NAND-decomposed network. We minimize the sum of the implementation´s cycle times of the state transitions, weighted by their relative frequencies, thereby optimizing for average-case performance. Our results demonstrate that a 10-15% improvement in performance con be achieved with run-times comparable to synchronous techniques