DocumentCode :
2272851
Title :
Software methodologies for VHDL code static analysis based on flow graphs
Author :
Baresi, Luciano ; Bolchini, Cristiana ; Sciuto, Donatella
Author_Institution :
Dipartimento di Elettronica e Inf., Politecnico di Milano, Italy
fYear :
1996
fDate :
16-20 Sep 1996
Firstpage :
406
Lastpage :
411
Abstract :
At a high level of abstraction, the VHDL specification of the functionalities that a circuit shall perform is given by defining the behavioral model. The similarity with procedural programming languages suggested to tailor some software analysis techniques to VHDL behavioral description analysis. The paper presents several analyses of the code, based on data flows, aimed at identifying significant properties of the final circuit from the synthesis and testability points of view
Keywords :
circuit analysis computing; hardware description languages; programming environments; software tools; VHDL code static analysis; VHDL specification; data flows; flow graphs; procedural programming languages; software analysis; software methodologies; Analytical models; Buildings; Circuit simulation; Circuit synthesis; Circuit testing; Flow graphs; Hardware; Information analysis; Signal processing; System recovery;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European
Conference_Location :
Geneva
Print_ISBN :
0-8186-7573-X
Type :
conf
DOI :
10.1109/EURDAC.1996.558236
Filename :
558236
Link To Document :
بازگشت