DocumentCode
2278724
Title
A low cost 100 MHz analog test bus
Author
Sunter, Stephen
Author_Institution
Telecom Microelectron. Centre, Northern Telecom Electron. Ltd., Nepean, Ont., Canada
fYear
1995
fDate
30 Apr-3 May 1995
Firstpage
60
Lastpage
65
Abstract
This paper describes an on-chip analog bus whose bandwidth is limited primarily by an off-chip amplifier. It uses only a digital 3-state inverter for each bus input. The high-speed and constant low-input capacitance of this scheme make it suitable for measuring sensitive or even digital signals. For equal silicon area, the signal bandwidth is demonstrated to be 10 to 40 times that of previously reported transmission gate schemes
Keywords
capacitance; design for testability; integrated circuit design; mixed analogue-digital integrated circuits; 100 MHz; DFT; IC design; analog test bus; bus input; digital three-state inverter; low-input capacitance; mixed-signal circuits; on-chip analog bus; signal bandwidth; Bandwidth; Capacitance; Circuit testing; Costs; Design for testability; Inverters; Operational amplifiers; Silicon; Telecommunications; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
VLSI Test Symposium, 1995. Proceedings., 13th IEEE
Conference_Location
Princeton, NJ
ISSN
1093-0167
Print_ISBN
0-8186-7000-2
Type
conf
DOI
10.1109/VTEST.1995.512618
Filename
512618
Link To Document