DocumentCode :
2321389
Title :
PID Tuning for Dominant Poles and Phase Margin
Author :
Tang, Wei ; Wang, Qing-Guo ; Ye, Zhen ; Zhang, Zhiping
Author_Institution :
Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore
fYear :
2006
fDate :
5-8 Dec. 2006
Firstpage :
1
Lastpage :
3
Abstract :
A simple PID tuning method for dominant pole placement and phase margin specification is proposed in this paper. Time domain specifications as settling time and percentage overshoot are represented by a pair of dominant poles, which is combined with phase margin specification to achieve closed-loop stability and robustness. A graphical method is developed to determine PID settings to meet these specifications simultaneously. An example is given for illustration
Keywords :
closed loop systems; pole assignment; stability; three-term control; time-domain synthesis; PID tuning; closed-loop stability; dominant pole placement; phase margin specification; robustness; time domain specification; Bandwidth; Control systems; Design methodology; Error correction; Process control; Robust stability; State feedback; Three-term control; Tuning; Velocity control; Dominant pole placement; Graphical method; PID controller; Phase Margin;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Control, Automation, Robotics and Vision, 2006. ICARCV '06. 9th International Conference on
Conference_Location :
Singapore
Print_ISBN :
1-4244-0341-3
Electronic_ISBN :
1-4214-042-1
Type :
conf
DOI :
10.1109/ICARCV.2006.345328
Filename :
4150331
Link To Document :
بازگشت