A fully differential, vertically structured and compensated subranging A/D-converter

This paper introduces the design of a vertically structured subranging A/D-Converter. The vertically structured analog subranging circuits combined with the most common flash ADC led to the development of a converter for high conversion rates up to a resolution of 12 Bit. The compensation of the analog circuits reduces linearity errors to a minimum. Special attention has been paid on the differential architecture of the analog subranging circuits. The major advantage of this architecture is the improvement of the SNR and the reduction of errors caused by symmetrical parasitic impedances. New results are presented with a hybrid test circuit for a 10 Bit 30 Ms/s converter