Title :
Configuration compression for the Xilinx XC6200 FPGA
Author :
Hauck, Scott ; Li, Zhiyuan ; Schwabe, Eric
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL, USA
Abstract :
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. This overhead limits the speedups possible in this exciting new paradigm. In this paper we explore one technique for reducing this overhead: the compression of configuration datastreams. We develop an algorithm, targeted to the decompression hardware imbedded in the Xilinx XC6200 series FPGA architecture, that can radically reduce the amount of data needed to transfer during reconfiguration. This results in an overall reduction of almost 4 in total bandwidth required for reconfiguration
Keywords :
field programmable gate arrays; reconfigurable architectures; FPGA architecture; Xilinx XC6200 FPGA; configuration compression; configuration datastreams; decompression hardware; reconfigurable computing; Added delay; Costs; Field programmable gate arrays; High performance computing; Optimization; Prefetching; Reconfigurable logic; Runtime; Silicon;
Conference_Titel :
FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on
Conference_Location :
Napa Valley, CA
Print_ISBN :
0-8186-8900-5
DOI :
10.1109/FPGA.1998.707891
