Title :
Hardware Design and Implementation of SM3 Hash Algorithm for Financial IC Card
Author :
Ye Hu ; Liji Wu ; An Wang ; Beibei Wang
Author_Institution :
Inst. of Microelectron., Tsinghua Univ., Beijing, China
Abstract :
This paper focuses on the circuit design for SM3, which is the only standard hash algorithm of China. This paper presents a new VLSI architecture of SM3 for financial IC card. Since there is no such hardware implementation in literature, our work is the first one to integrate SM3 into financial IC card. In accordance with the technical specifications and based on SMIC 0.13um technology, the circuit design, behavioral simulation, gate-level simulation, power analysis, and the FPGA verification are all implemented. The results show that the SM3 IP core design is correct and feasible. Comprehensive validation results show that the design is within the area of 11000 gates and the power of 1mA @ 1.2V, suitable for financial IC card, which require small area and low power, and far below the design specifications.
Keywords :
VLSI; cryptography; field programmable gate arrays; financial data processing; integrated circuit design; smart cards; FPGA verification; SM3 IP core design; SM3 hash algorithm; SMIC technology; VLSI architecture; behavioral simulation; circuit design; current 1 mA; financial IC card; gate-level simulation; hardware design; power analysis; size 0.13 mum; voltage 1.2 V; Algorithm design and analysis; Hardware; Integrated circuit modeling; Logic gates; Registers; Standards; SM3 Cryptographic Hash Algorithm; financial IC card; low power; small area;
Conference_Titel :
Computational Intelligence and Security (CIS), 2014 Tenth International Conference on
Conference_Location :
Kunming
Print_ISBN :
978-1-4799-7433-7
DOI :
10.1109/CIS.2014.176