DocumentCode :
2358110
Title :
Towards real time fault identification in plasma etching using neural networks
Author :
Zhang, Benyong ; May, Gary S.
Author_Institution :
Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
fYear :
1998
fDate :
23-25 Sep 1998
Firstpage :
61
Lastpage :
65
Abstract :
As the IC industry moves further into sub-μm fabrication technology, optimal fabrication equipment utilization is essential. Timely and accurate equipment malfunction identification can be key to success. It is also desirable to predict malfunctions well in advance of actual occurrence. In this paper, we use neural nets to model time series data extracted from a three-step plasma etch process for defining active areas in a CMOS ASIC. The data consists of real-time measurements from the three-step etch process for 140,000 silicon wafers collected over a six-month period from a Drytek plasma etcher. Two types of anomalies were present in this data: (1) constant or slowly advancing time (indicating the presence of a machine fault); and (2) missing steps (indicating something unexpected happened during the etch). Data preprocessing is carried out to eliminate any data acquisition errors in the original data and to separate the total time sequence into three sub-sequences (one per etch step). A pattern recognition technique is used to determine the process step number for each record. The classification results and the prediction error demonstrate accurate determination of the etch step number from the chamber state. Dynamic neural net models are then constructed for each step. We initially focus on modeling the time series associated with chamber pressure. The time series of pressure data is modeled as a function of its previous values and the current time. We use this approach to construct time series models of the etching system pressure variations using only the initial condition and the time value as inputs
Keywords :
CMOS integrated circuits; application specific integrated circuits; data acquisition; fault location; neural nets; pattern recognition; plasma materials processing; semiconductor process modelling; sputter etching; time series; CMOS ASIC; Drytek plasma etcher; IC industry; Si; active area definition; chamber pressure time series model; chamber state; classification; constant time; data acquisition errors; data preprocessing; dynamic neural net models; equipment malfunction identification; etching system pressure variations; fabrication technology; machine fault; malfunction prediction; missing process steps; modeling; neural nets; neural networks; optimal fabrication equipment utilization; pattern recognition technique; plasma etching; prediction error; pressure data; process step number; real time fault identification; real-time measurements; silicon wafers; slowly advancing time; sub-sequences; three-step etch process; three-step plasma etch process; time series data model; time series models; total time sequence separation; CMOS process; Data mining; Dry etching; Fabrication; Fault diagnosis; Neural networks; Plasma applications; Plasma measurements; Semiconductor device modeling; Textile industry;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Advanced Semiconductor Manufacturing Conference and Workshop, 1998. 1998 IEEE/SEMI
Conference_Location :
Boston, MA
ISSN :
1078-8743
Print_ISBN :
0-7803-4380-8
Type :
conf
DOI :
10.1109/ASMC.1998.731394
Filename :
731394
Link To Document :
بازگشت