High performance modular arithmetic using an RNS based chipset

This paper presents a distributed computing architecture capable of performing long integer arithmetic. Special attention is given to module multiplication. To avoid carry propagation delays, the design makes use of RNS arithmetic. In RNS, additions and multiplications can be computed in parallel. Several VLSI processing elements are grouped together, each holding one RNS digit. These devices exchange information on a data bus. Instructions sequenced by an additional chip control synchronized execution. Thus, the system can be seen as a SIMD architecture performing modular arithmetic. Some instructions differ from a pure SIMD concept. The system is tuned for special purpose computations. As a sample application suitable for the presented chip set, an RSA like enciphering method (MRSA) is shown