DocumentCode :
2380157
Title :
Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level
Author :
Brusamarello, Lucas ; Silva, Roberto Da ; Wirth, Gilson I. ; Reis, Recardo A L
Author_Institution :
Instituto de Informática - UFRGS, Brazil
fYear :
2007
fDate :
15-17 Oct. 2007
Firstpage :
94
Lastpage :
98
Abstract :
In deep-sub-micron technologies, process variability challenges the design of high yield integrated circuits. While device critical dimensions and threshold voltage shrink, leakage currents drastically increase, threatening the feasibility of reliable dynamic logic gates. Electrical level statistical characterization of this kind of gates is essential for yield analysis. This paper proposes a yield model for dynamic logic gates based on error propagation using numerical methods. We study yield of a dynamic-NOR using static keeper. The analytical formulations can be extended to a wide range of dynamic gates (for example pre-charge dynamic gates using dynamic keeper) because we use numerical approach for the calculation of derivatives required by error propagation. The proposed methodology presents errors less than 2% as compared to Monte Carlo simulation, while increasing computational efficiency up to 50×.
Keywords :
Dynamic range; Integrated circuit reliability; Integrated circuit technology; Integrated circuit yield; Leakage current; Logic circuits; Logic devices; Logic gates; Propagation delay; Threshold voltage;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Very Large Scale Integration, 2007. VLSI - SoC 2007. IFIP International Conference on
Conference_Location :
Atlanta, GA, USA
Print_ISBN :
978-1-4244-1710-0
Electronic_ISBN :
978-1-4244-1710-0
Type :
conf
DOI :
10.1109/VLSISOC.2007.4402479
Filename :
4402479
Link To Document :
بازگشت