Fault simulation method for crosstalk faults in clock-delayed domino CMOS circuits

In recent years, domino logic circuits have received much attention as high-speed circuits by taking the place of static CMOS circuits. However, in case of standard domino logic, only non-inverting gates are allowed. Then, clock-delayed (CD) domino logic that provides any logic function is proposed in order to overcome domino´s drawback In addition, domino circuits are more sensitive to circuit noises compared with static CMOS circuits. In particular, crosstalk can induce critical problems. Therefore, we focus our attention on faulty operations induced by crosstalk in CD domino circuits and propose a new fault simulation method We realize CD domino logic in VHDL and simulate on a VHDL simulator. We performed experiments for the combinational part of some benchmark circuits of ISCAS´89. And fault coverage for random vectors was obtained from s27 to s1494 under the limitation of simulation time