A low voltage embedded single port SRAM generator in a 0.18 μm standard CMOS process

A low voltage embedded single port SRAM memory generator implemented in a 6 metals, 0.18 μm standard CMOS process is described. The typical (8k×16) cut achieves 300 MHz maximum frequency, with a 3.3 ns access time at 1.3 V and 25°C and a typical power of 60 μA/MHz at 1.3 V. Special care has been taken to reduce the standby current as well. The hierarchical wordline architecture, and a differential output bus allow low power characteristics. At the same time high speed is reached, especially thanks to a novel dynamic wordline decoder. The generator ranges from 1 Kbit to 2 Mbit and features an optional programmable redundancy